Compressed tag architecture for low-power embedded cache systems

نویسندگان

Jong Wook Kwak

Young Tae Jeon

چکیده

Article history: Received 9 June 2009 Received in revised form 5 March 2010 Accepted 30 April 2010 Available online 31 May 2010

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Decompression Architecture for Low Power Embedded Systems

We present an architecture for embedded systems that decompresses ofline-compressed instructions during runtime. This is useful for compressed code systems where instructions are stored in a compressed format and decompressed on demand. The results is a sign$cant reduction in power consumption, and in most cases a performance improvement. The stand-alone decompression engine is placed between t...

متن کامل

Low-Power L2 Cache Architecture for Multiprocessor System on Chip Design

Significant portion of cache energy in a highly associative cache is consumed during tag comparison. In this paper tag comparison is carried out by predicting both cache hit and cache miss using multistep tag comparison method. A partially tagged bloom filter is used for cache miss predictions by checking the non-membership of the addresses and hotline check for cache hit prediction by reducing...

متن کامل

Power Optimization in L1 Cache of Embedded Processors Using CBF Based TOB Architecture

In the embedded processor, a cache could consume 40% of the entire chip power. So, reduce the high power utilization of cache is very important. To reduce the high power utilization a new cache method is used in the embedded processors. This is termed as an Early Tag Access (ETA) method. For the memory instructions, the early target way can be found by this ETA. Thereby it can reduce the high p...

متن کامل

Sentry Tag: An Efficient Filter Scheme for Low Power Cache

In this paper, we focus on low power design at the architecture level and propose a new architecture, called sentry tag, for reducing the on-chip cache power consumption in processors. The many unnecessary activities in the conventional cache-access process motivate our proposal. By pre-comparing the sentry bit of the access address with the sentry tag before starting a normal cache access, we ...

متن کامل